Oral/Lecture

Metadata Based Testbench Generation

This paper introduces the concept of automated testbench generation techniques using metadata of design specification. It focuses on full chip level structural testbench for register and interconnect verification. We demonstrate what contents need to be captured in metadata and how to automate UVM (Universal Verification Methodology) testbench generation with metadata information.

Daeseo Cha, Samsung Electronics

Conference Sponsors

Global Sponsors

Contact Us